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ABSTRACT
METHOD FOR EVALUATING CHANNEL MODULATION IN INDIUM
ARSENIDE/ALUMINUM ANTIMONIDE MODFET MATERIAL STRUCTURES
Dettmer, Ross William
University of Dayton, 1994
Advisor: Dr. B. Schmidt
As performance demands have led to increasing the percentage of indium in ni-V 
semiconductor field effect transistors, interest in a pure indium arsenide FET has risen. 
Several groups have attempted such devices. However in all cases, the performance 
attained falls far short of predictions. These devices are difficult to fabricate due in part 
to the reactive nature of the material layers. The barrier materials usually contain 
aluminum antimonide, a substance that reacts rapidly with water vapor when exposed to 
atmosphere. The product of this reaction creates parasitic conduction paths making it 
difficult to evaluate the intrinsic characteristics of a device fabricated from this material 
system. In this study a device fabrication process is developed that does not require 
exposure of these layers. With the application of this process to antimonide device 
structures, process induced leakage paths are avoided and the intrinsic behavior of the 
material may be evaluated. This process is first applied to GaAs in the fabrication of 
GaAs MESFET to determine the limitations of this approached. The process is then 
applied to a InAs channel device. The unisolated process proves to be a valuable tool in 
demonstrating the DC performance of devices fabricated in the material system being 
studied. It is shown that, as expected, RF performance cannot be accurately measured 
due to large parasitic capacitance inherent in unisolated structures. Finally, it is shown, in
iii
the case of the InAs device material used in this study that excessive gate leakage and 
poor channel modulation are due in large part to the material and are not isolated to 
device fabrication related problems.
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INTRODUCTION
Background
Advances in electronic materials and devices have enabled MMICs to reach well 
into the millimeter wave regime. The improvement has come primarily from two 
sources: reduction of device gate length, and improvement of device channel material. 
Technology has pushed gate lengths below the 0.1 pm point. However, it is predicted 
that due to short channel effects and channel scaling limitations, that little improvement 
will be realized by reducing this length any further. A second source of improvement has 
resulted from the use of better materials. Other materials in the III-V groups are known 
to have better carrier mobility and higher carrier velocity, which translates to better 
device performance. Recently InGaAs channel devices have found their way into high 
performance MMICs, which were previously GaAs based. A significant improvement is 
observed by using InGaAs as a channel material. However only, a small percentage of 
indium (22%) can be incorporated when InGaAs is grown on a GaAs substrate due to a 
large disparity in lattice constants between GaAs and high Indium content InGaAs. The 
availability of InP substrates allows one to grow a channel with 53% indium and still be 
lattice matched to the substrate. Devices grown in this system show a major 
improvement over comparable GaAs and InGaAs on GaAs structures. Extending this 
even further, strained channel or pseudomorphic HEMTs can be grown on InP, increasing 
the indium content to approximately 60%. This provides another jump in performance as 
the mobility of the channel material improves with higher indium content.
1
2Motivation
While InGaAs on InP shows promise in reaching the high frequency end of the 
millimeter wave band when the structure is optimized and the gate length is scaled to 
0.1 qm, it is not likely that it will reach the sub-millimeter wave (> 300 GHz) regime.
Yet, this frequency range will be crucial for deep space communications, future smart 
weapons, and satellite imaging and sensing applications. 2
Moving to a pure InAs channel may be the answer. An InAs channel device 
provides promise for great performance improvements, but relatively little work has been 
done in pursuit of such a device. The successful growth of high mobility InAs quantum 
wells on thick Antimonide buffer layers in the early eighties prompted researchers to 
fabricate a device utilizing this high electron mobility material as a channel. Such 
devices have been attempted. However, in nearly all cases, modulation of charge in the 
channel has proven to be difficult.3-9
Problem statement
This difficulty is primarily due to the poor rectifying properties of the gate. Even 
at small negative biases on the gate terminal, a large leakage current is evident. There are 
several speculations about the origin of this gate leakage current One is that direct 
contact exists between gate metal and the InAs channel. This can occur when the channel 
is exposed during a mesa isolation step and gate metal is subsequently deposited on the 
mesa side-wall.
Another is oxidation of the upper barrier facilitating leakage between gate and 
channel. Oxidation of the lower barrier is also possible, providing a conductive path 
from gate to source and drain as well as providing a current path from source to drain not 
controlled by the gate. Finally, the quality of the upper barrier itself has been questioned. 
Trap assisted tunnel through the upper barrier has been suggested as a possible cause of
3the leakage. Shorts between the channel and the gate due to defects in the barrier has also 
been suggested.
Approach
Unfortunately with conventional device processing, these possible causes are 
difficult to sort out. Any of these causes is possible and all would manifest itself 
identically in a measurement of the gate current characteristics. In this study a novel 
processing technique is developed to isolate the process related causes of gate leakage 
from any material related causes (such as poor upper barrier quality). To accomplish this, 
a new mask set is designed with structures that do not rely on an isolation step. The 
process is carefully designed to protect the top layers of device material. By removing 
the isolation step and keeping the underlying material unaltered, a better understanding of 
the intrinsic material properties of the device may be gained.
Scopg
In this study, a new layout was generated to investigate the gate leakage problem. 
This layout contains both traditional device layouts, an active device layout that does not 
require isolation, and several process control structures. A mask set was generated from 
the layout using electron-beam lithography. The mask set was then evaluated using 
standard GaAs MEtal/Semiconductor Field Effect Transistor (MESFET) material. The 
completed MESFET devices were then DC and RF tested to evaluate performance. 
Finally, a single InAs/AlSb sample was evaluated with the unisolated process.
Assumptions
This study assumes that the GaAs MESFET material used is of high quality and 
would provide similar results to material grown to the same specifications. This study 
does not assume the same of the InAs material. Since growth of InAs material is still in
4its infancy, this assumption would be a very poor one. Variations from machine to 
machine and growth to growth have been observed even when care was taken to 
reproduce results. It is hoped that through the application of the process developed in this 
study to a variety of InAs channel structures that valuable information may be gained to 
further the growth technology of this material system. In addition to the endless variety 
of device structures that could be used to fabricate a device with an InAs channel, there 
are a variety of growth parameters and techniques that could be varied to optimize 
performance.
Rssulis
The process described in this study proves to be a useful tool in isolating the 
origin of the commonly observed gate leakage in InAs devices. The MESFETs fabricated 
using this process clearly show the ability of the un-isolated structures to mimic the DC 
characteristics of a standard structure. Specifically, full channel modulation is possible 
with these devices without isolation. When this process was applied to a InAs sample, it 
was discovered that gate to channel contact and exposed AlSb layers were not the sole 
cause of gate leakage in these devices. This would suggest that the as-grown material, in 
conjunction with a standard gate metallization (Ti/Au), does not provide an adequate gate 
barrier..
Sequence of Presentation
First, the current state of the art field effect devices - the High Electron Mobility 
Transistor (HEMT) - will be discussed. These devices are well established in the 
microwave industry and are currently being utilized for production of high frequency 
circuits. The theory behind the operation of these devices will be discussed followed by 
variations on the standard HEMT structure being explored. The motivation for using an 
InAs channel device will then be presented. The current state of InAs channel device
5development will be reviewed. This will include the major problems encountered when 
attempting to fabricated an InAs device as reported from others working in this area and 
as experienced in the course of this work. Details of the growth and fabrication of the 
device will follow along with the results of device characterization. Finally, 
recommendations for future work in this area will be presented.
DEVICE TECHNOLOGY
Current State of the Art Device
Device technology in the IH-V area has progressed at relatively fast pace due in 
part to the variety of material parameters that be altered in search of higher performance. 
Unlike Silicon, a HI-V semiconductor can vary in composition as well as doping. 
Composition variations can be used to vary the conduction and valence band energies in 
such a way to create electron barriers and quantum wells in a device structures. It was 
not long before this type of band-gap engineering was used to enhance field effect 
devices.
Superlattice high mobility
By doping the barrier layers in a multiple-quantum well structure, it is found that 
free carriers can be generated in the well. The thermal energy of the electrons at room 
temperature is greater than the binding energy to the donors. Thus, at the quantum well 
edge, the electrons have enough energy to enter the area of the well. Once the electrons 
enter the well they lose enough energy through phonon emission to become trapped. In 
this manner the free carriers are separated from the donors in the barrier layers creating a 
spatial separation of charge in the structure.(See Figure 1) It was discovered that the 
electron mobility in the quantum wells was much greater than that of bulk GaAs with an 
equivalent doping level.
6
7Quantum Well Structure
Further investigation revealed that only one heterostructure was necessary to 
separate the electrons from their donors. The band bending due to the heterostructure 
was found adequate to confine the electrons in a potential well (although the well in this 
case is triangular, not rectangular). The potential well width in this structure was only 
about 100 A wide. Thus, the electron layer in this structure demonstrated a two- 
dimensional character and was named a two-dimensional electron gas (2DEG). (See 
Figure 2)
Figure 2. Single Heterostructure
This structure became the basis for the High Electron Mobility Transistor 
(HEMT). The basic structure of the HEMT is shown in Figure 3. It consists of a channel 
layer, a spacer layer, a donor layer, and a cap layer. These layer are grown on a semi­
8insulating substrate so that the channel is confined. The channel layer is normally 
undoped to maintain high carrier mobility in this region. The spacer layer is a very thin 
undoped layer used to separated the donor layer from the channel. This separation 
reduces the interaction between carriers in the channel and ionized donors near the
heterojunction. The donor layer is a highly doped layer which supply carriers to the 
channel. The cap layer is another highly doped layer to provide a low-resistance ohmic
contact to the device channel. This layer also greatly reduces parasitic source resistance.
SOURCE DRAIN
GaAs
AIGaAs 1.0EI8 Donor
SpacerAIGaAs JNCCTTO
GaAs UNDOPED 2DEG Channel
500 A 
400 A 
40 A 
3000 A
Semi-Insulating GaAs Substrate
Figure 3. Typical HEMT Structure
Operation
By applying a gate voltage to this device, we can deplete the 2DEG under the gate 
region and shut off the device. If the 2DEG separation from the gate is less than approx. 
300 A, (this distance can be controlled by the gate recess step) then the 2DEG is depleted 
at zero bias by the Schottky barrier and the device is classified as an enhancement mode 
(normally off) device. With thicker layer between the Schottky barrier and the channels 
the HEMT becomes a depletion mode (normally on) device, and a negative gate bias is 
required to pinch off the device.
An equivalent method of analyzing the operation of the device is to consider the
band bending that occurs under bias. For a depletion mode device, the triangular
9quantum well remains below the fermi level. Under these conditions there are a majority 
of carriers available to seek a lower energy state within the well and provide a path for 
conduction. When the gate is negatively biased, the well is moved above the fermi level, 
greatly reducing the available carriers at the energy level required to fill the well. Thus 
the channel is depleted of carriers and the device offers a high resistance between source 
and drain.
The intrinsic channel resistance, as discussed earlier, can be reduced by increasing 
the channel mobility, and the number of carriers. This has represented a trade-off in the 
past. To obtain a larger density of carriers, one would have to increase the doping 
density. This would, in turn decrease the mobility due to impurity scattering of the 
carriers in a standard FET structure. The HEMT circumvents this limitation by spatially 
separating the carriers from the donors. The carriers are confined in a region of low 
impurities, and therefore, high mobility.
Advantages of the HEMT
The HEMT has several advantages over the GaAs MESFET. First, it has an 
enhanced electron mobility. This is due to the fact that the channel is created in an 
undoped region of the device reducing the amount of impurity scattering. Second, the 
gate metal is deposited on AlGaAs instead of GaAs in the HEMT structure. This results 
in a higher Schottky barrier allowing greater forward bias swings without excess gate 
current. This results in improved voltage transfer curves, logic swing and noise margins 
in integrated circuits. The HEMT structure also has a very well-confined channel. This 
enables the HEMT to sustain high transconductances even at small values of drain 
current. Probably the most noteworthy characteristic of the HEMT is its low noise 
figure. The HEMT has a much lower noise figure than a conventional MESFET due to 
better carrier isolation and superior transport qualities. Thus, the most useful 
applications for the HEMT are those demanding high gain and low noise.
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Variations on device structure
Several variations of the basic HEMT structure have been implemented. 
Alterations to increase barrier heights have been attempted in the interest of increasing 
positive gate voltage swing. This is especially important for digital circuits utilizing 
enhancement mode devices. One such variation is to use an insulated gate. This allows a 
much larger forward bias on the gate without conduction. The addition of dipole layers 
between the donor layer and the gate also results in reduced forward-biased gate currents.
To increase carrier confinement, a quantum well structure consisting of a small 
band-gap semiconductor for the channel region and barrier (or donor) layers on both sides 
of the channel has been implemented . In this case the channel is defined by a classical 
square potential well rather than the triangular well found in a standard HEMT. The well 
potential for the quantum well channel is generally larger than that for a standard HEMT 
channel, thus contributing to better carrier confinement. In addition, both upper barrier 
and lower barrier can be used as donor layers increasing the available charge in the 
channel. This type of structure is often called a Double Heterostructure Field Effect 
Transistor or DHFET.
While these variations result in significant improvements in device performance, 
the device is ultimately limited by the material properties of the channel. Improved 
channel material properties have been pursued by adding Indium to the growth of the 
channel material, creating InxGai_xAs. This material exhibits a much higher mobility 
than GaAs. If Ino.2sGao.72 As is placed on a GaAs substrate, a strained layer or 
pseudomorphic structure is created. In this structure, the Ino.28Gao.72As is not lattice 
matched to the substrate. However it has been shown that this small mismatch can be 
accommodated by coherent layer strain if the layer is thin enough.10 Even more Indium 
can be added by using an InP substrate. InP has a larger lattice constant, which will 
accommodate higher Indium content InxGai.xAs. As much as 60% percent Indium can 
be introduced into the channel in this manner.
11
Next Generation
InAs channel device
The next level of performance may be reached by eliminating gallium from the 
channel and using indium as the sole group III species, resulting in an InAs channel. A 
channel with 100% indium has a projected performance well into the sub millimeter 
band. InAs has the second highest electron mobility in the group III-V semiconductors, 
second only to InSb. And, unlike InSb, InAs has a lattice constant close to that of 
suitable barrier materials such as AlSb and AlxGai_xSb.
Only simulation of InAs channel devices were accomplished until recently due to 
the immature growth technology available for InAs. This problem was aggravated by 
the lack of a suitable substrate material: The lattice constant of InAs is much higher that 
of GaAs or InP. However, in 1987 Gary Tuttle and Herbert Kroemer reported a first 
attempt at an InAs/AlSb HFET structure.11 They utilized the technology of the MBE 
growth of InAs on GaAs, still in its early stages. In this attempt they utilized a thick 
buffer of AlSb between the well structure and the substrate to accommodate the large 
lattice mismatch. AlSb was chosen as the barrier layer for the device for several reasons. 
Generally, the barrier material should have a large bandgap and the band alignment with 
the channel should be such that the conduction band offset of the heterojunction is large. 
AlSb meets both these conditions. In addition it is relatively close in lattice constant to 
InAs. Since AlSb is used both above and below the channel, the InAs/AlSb structure is 
technically a DHFET.
Projected performance of an InAs/AlSb HFET is excellent. Transconductance of 
an AlSb/InAs HFET has been estimated as high as 3000 ms/mm.3,6 This is ten time 
greater than a comparable AlGaAs/GaAs structure. Based on a predicted saturated field 
velocity of 1.0 x 10^ cm/s in InAs, an InAs channel HFET is predicted to have a Ft of 
770 GHz and a Fmax of 1500 GHz.2 Although most references have come up with
12
extremely optimistic predictions for the performance of an InAs channel device, the 
predicted value can vary substantially depending on what value is used for the saturated 
field velocity. This is illustrated by the following expression for transconductance for a 
sub-micron gate device:
£V
dd+Ad
where e is the permittivity of the barrier (AlSb or AlGaSb), v is the saturation electron 
velocity, dj is the barrier thickness, and Ad is a scaling distance for the 2DEG in the 
HEMT structures.12. Tables 1 and 2 show comparisons between various devices using 
this equation. Two values for Vsat are used for the InAs device. It is unclear at what 
fields an InAs channel device will be able to operate without breakdown. Therefore, the 
performance is predicted with both a low field and moderate field velocity. As shown in 
the tables, even at low fields the InAs channel is predicted to improve device 
performance significantly..
Table 1. Projected DC performance of various device technologies.
Device er usat
(lO^cm/s)
dd(A) gm
(ms/mm)
MESFET 13.1 1.8 1000 193
GaAs/AlGaAs HEMT 12.2 1.8 400 405
Ino.15Gao.85As/Alo.15Gao.85As PHEMT 12.7 2.1 400 492
InAs DHFET 14.6 3.5 400 943
InAs DHFET 14.6 10.0 400 2693
Assuming similar gate capacitance values for each device, the unity gain cutoff 
frequency can be estimated from the equation:
Sm
2^CS
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Table 2. Projected RF performance of various device technologies (assuming Cg = 
0.0005 pf/pm)
Device gm (ms/mm) ft (GHz)
MESFET 193
GaAs/AlGaAs HEMT 405 129
Ino.lsGao.ssAs/Alo,isGao.ssAs PHEMT 492 157
InAs DHFET (Usat = 3.5 x 107 cm/s) 943 300
InAs DHFET fOsat = TO x 108 cm/s) 2693 857
Until relatively recently, most materials were evaluated as candidates for good 
FET channels based upon their carrier mobility alone. It was thought that high mobility 
channel would result in high performance, high frequency devices. This was the basis for 
using a HEMT structure, in which carriers could be spatially separated from their donors 
where mobility would not be degraded do to the presence of impurities. However, this 
believe has been challenged by comparable performance to HEMTs in highly doped 
channel MESFETs 13,14 The authors believed that due to the high fields under which 
FETs operated, that the saturated carrier velocity and not the low field mobility was a 
more important parameter when correlating channel material parameters to device 
performance 15,16
While this debate will not be discussed here, it is worthy to note that InAs has 
both a high electron mobility and a high saturated field velocity. InAs has the second 
highest electron mobility of all the III-V semiconductors. Mobilities on the order of 
33,000 cm^/Vs are reported for bulk InAs which is over 3 times that of GaAs. Typical 
room-temperature low-field mobilities of InAs quantum wells, which are similar to 
device structure, are on the order of 25,000 cm^/Vs. Aside from high electron mobility, 
InAs does not suffer from some of the high field degradation effects seen in GaAs due to 
inter-valley scattering. Inter-valley scattering in GaAs leads to a reduced high field 
mobility and a degraded saturated velocity. However intervalley scattering is negligible 
in InAs, and high mobilities are maintained at high fields. In addition to a higher
14
mobility, InAs has a much higher saturated carrier velocity. Simulations show a marked 
improvement in performance with InAs. Results from a simulation of different channel 
materials for a FET, performed by Cappy etal in 1980, show the calculated carrier drift 
velocity in the channel of an FET with an InAs channel as three times that of GaAs. 
(Figure 4)17 Another simulation completed by Brennan and Hess at University of Illinois 
comparing GaAs, InP, and InAs shows InAs as having the shortest carrier transit 
times(Figure 5).1 In summary, whether one believes that low field mobility, high field 
mobility, or saturated carrier velocity is the best figure of merit for a channel material, 
InAs appears to be a good candidate for high performance devices.
Figure 4. Carriers drift velocity along the source 
to drain axis for a 0.5 pm gate (Ref17)
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Figure 5. Average transit time through a device of 1500 A as a function of applied 
electric field for GaAs, InP and InAs at zero launching energy and 300K. (Ref (1))
INAS TECHNOLOGY AND CURRENT THEORY
Material Prapefliss
Theoretical problems in InAs
As pointed by Brennan and Hess in their theoretical study of high field transport 
in GaAs, InP, and InAs, there is one major theoretical draw-back to InAs as a channel 
material. Impact ionization is reported to occur at very low fields in bulk n-type InAs18. 
From Bauer's measurement in 1969, the avalanche breakdown field in InAs is 1000 
V/cm. This would limit the voltage across a lOum gap to approximately 1 Volt before 
breakdown occurs assuming a uniform field in the channel. For a device with an InAs 
channel, this would limit the amount of source-drain voltage that could be applied, and 
would thus limit the output power of the device. However, Brennan and Hess feel that 
impact ionization may be playing an important role in InAs. They report that the impact 
ionization is responsible for reducing the inter-valley scattering and keeping the saturated 
field velocity high. Their simulations show that the impact ionization tends to keep the 
electrons at a low energy due to the repeated collisions associated with breakdown 
process. Thus the electrons never gain enough energy to undergo inter-valley transfer. 
They simulated transport with and without impact ionization present in InAs. The results 
are shown in Figures 6 and 7. Without impact ionization, their simulation shows a 
decrease in electron drift velocity in InAs at high fields as is the case with GaAs and InP. 
Although Brennan and Hess's simulation shows that impact ionization may serve to 
improve the saturated field characteristics of InAs, it will have a negative impact on 
device operation. Impact ionization results in a rapid increase in carriers in the channel
16
17
and, in these conditions a high output conductance is observed. It is thought that impact 
ionization may be the cause of the early source-drain breakdown in many of the InAs 
devices fabricated thus far.3"9
Figure 6. Steady state drift velocity in InAs as a function of electric field when impact 
ionization is present. The field is applied in the <100>direction at T = 300 K. (Ref (1))
Figure 7. Steady state drift velocity in InAs as a function of electric field when impact 
ionization does not occur. The field is applied along the <100> direction at T = 300
K.(Ref(l))
Most of the InAs channel devices fabricated to date operate up to about 1 Volt 
before source-drain before seeing rapid increases in drain current. However, recent 
results reported by Li et al suggest that for 1 um and smaller gate length devices that 
impact ionization effect may be significantly reduced. It is believed that the long carrier
18
mean free path of InAs is responsible for the improvement of breakdown effects for small 
gate length devices 8. The lum InAs HFETs fabricated by Li showed source to drain 
voltages as large as 2.2V with no sign of breakdown. It remains to be seen if under these 
conditions, velocity overshoot occurs or intervalley scattering takes effect and a decrease 
in carrier velocity is observed as simulated by Brennan and Hess. However, even if a 
decrease in drift velocity did occur in these devices, the simulations by Brennan and 
Hess show an significant improvement in carrier transit time over that of GaAs and InP. 
(Figure 8: InAs without impact ionization).
$—& »a & & iflo ife -i4o sc 190 ?.xr-rfo
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Figure 8. Average transit time through a device of 1500 A as a function of applied 
electric field for GaAs, InP and InAs at high launching energy and 300 K. (Ref (1))
Thus theoretically InAs should out-perform other materials whether one looks at 
mobility or saturated velocity. Still under question is the role that impact ionization will 
play in sub micrometer devices. But first we must demonstrate the growth and processing 
technologies crucial for fabrication of a FET. This includes the ability to grow high 
quality layers, to control the charge in the channel, to isolate devices, to make ohmic 
contacts, and to produce an adequate Schottky barrier. Progress in each of these area will 
be covered briefly in this section.
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MBE material growth
Growing InAs on GaAs
The growth of high quality InAs on GaAs would seem unlikely due to a very 
large lattice mismatch (~7%). However, it was discovered that after 2000 A of growth of 
InAs on GaAs, the lattice constant near the surface of the material approached that of 
strain-free InAs19. This paved the way for growth of many of the antimonides on GaAs 
as well since the ternary AlGaSb remains close in lattice constant to InAs. Gary Tuttle 
and Herbert Kroemer were the first to use this technology in 1987 to grow an InAs 
channel device11. They used 2500 A of AlSb in place of InAs to bring the surface to 
proper lattice constant while maintaining an insulating structure. This was followed by a 
125 A InAs channel, a 250 A AlSb upper barrier and a InAs gate layer. It was later 
discovered that the initial buffer layer should be more than 2.5 |im to achieve a high 
mobility channel. Today a typical device structure would start on a semi-insulating GaAs 
wafer. A buffer layer of 3.0 um of AlSb would be grown, followed by a 150 A layer of 
InAs, a 100 A layer of AlSb, and finally a 100 A layer of GaSb. The GaSb layer served 
to keep the AlSb from oxidation. The quality of the layers could be evaluated to the first 
order by looking at the mobility of the carriers in the InAs. The first device structures 
grown showed a mobility of 11,200 cm^/Vs. 11. More recent growths have resulting in 
mobilities of 30,000 cm^/Vs. The growth of these structures has been reproduced in our
studies. Table 3 shows some of the mobilities attained to date.
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Table 3. Hall measurement results for InAs device structures.
Sample Temp
(K)
Type 11
(cm2/V-sec)
Carrier Cone. 
(cm-3)
p(£2/ )
H53 298 n 20,910 1.563E+12 1.913E+02
77 n 33,640 1.512E+12 1.229E+O2
H59 294 n 21,140 1.412E+12 2.093E+01
H60 295 n 20,910 1.369E+12 2.1S3E+02-
H166 298 n 26,400 9.876E+11 2.397E+02
H169 298 n 27,640 8.864E+11 2.551E+02
H170 298 n 15,120 9.646E+11 2.579E+01
Controlling channel charge
Channel charge in a standard HEMT is controlled by the donor layer 
concentration and spacer thickness. However, the barrier layers of a InAs channel device 
are often grown with no intentional doping. Yet Hall measurements show a charge in the 
channel on the order of 1.0 x 1012 cm-3. Tuttle and Kroemer studied electron 
concentrations in AlSb/InAs structures in 1989. They theorized that charge in the 
channel is supplied by deep defects in the lower barrier although the exact nature of these 
defects is not understood.20 More recent research by the same group show that the 
surface contributes a great deal of the donors to the channel as well. This suggests that 
the charge in the channel is controllable to a degree. Additional charge in the channel can 
be controlled by the thickness of the upper barrier and cap layers21. However, at present 
the channel charge cannot be decreased below a certain "background" level of charge that 
will be donated by the lower barrier defects. This should not present a problem for 
demonstration of a device, as a charge of IE 12 is appropriate for a 2DEG. In fact, in 
many cases more charge is desired. In this case, delta doping in the upper barrier has be 
used to introduce even more charge in the channel of the device 7.
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Device Fabrication
Isolation and barrier oxidation
The oxidation of barrier layers are a legitimate concern in the fabrication of a 
useful InAs HFET. AlSb tends to react to water vapor in the air when exposed. As 
shown in the surface profile of Figure 9 an oxidized region grows in volume. The 
original etch depth in this profile was 2000 A. However after several days of exposure to 
the atmosphere, the oxide in the etched region grew to a height of 4000 A above the 
unetched mesa. The region were the oxide was broken off the sample gives a hint to the 
amount of AlSb material that is consumed during the reaction. This large volume 
increase can eventually result in lifting off metal and destroying devices. In addition to 
the rapid volume increase of the exposed AlSb, device isolation is compromised as the 
oxide forms leakage paths between devices.
Oxidized Region 
Oxide broken off
Figure 9. Surface Profile of oxidized sample.
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We have investigated several different etchants to observe the effects of etch 
chemistry on the subsequent reaction of AlSb with water vapor. Samples consisting of a 
thick AlSb layer capped by GaSb were grown. The samples were then subjected to 
several different types of dry etchants and a phosphoric based wet etch. After etching, 
the samples underwent Hall measurements. The measurements were repeated several 
times during the course of the day to track the reaction of the exposed AlSb. Dry etching 
improved the resistivity of AlSb immediately following the etch. However, in all cases, 
as shown in Figure 10, a characteristic drop in resistivity was observed after five hours of 
exposure to atmosphere. This was accompanied by a large increase in carrier 
concentration as shown in Figure 11.
AlSb oxidation
Time (min)
Figure .c9.10. Sheet resistance of AlSb exposed to atmosphere.
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AlSb carrier concentration
Figure 11. Carrier concentration of AlSb exposed to atmosphere.
One solution to the AlSb problem is to add Gallium to the barrier. AlGaSb 
barriers with sufficiently high Gallium content do not show a large oxidation problem. 
However, the use of the AlGaSb lowers the conduction band offset thus impacting the 
carrier confinement in the device. Use of these barrier will also impact the mobility in 
the InAs well.22 Finally, AlGaSb buffer layers can give rise to leakage paths 
uncontrolled by the gate in some cases.3
Another approach would involve isolating the channel without exposing the 
barrier layers using an isolation implant. The short bandgap of InAs makes this difficult. 
However, if an isolation implant is used, the AlSb layers need not be exposed to air, and 
the benefits of higher mobility and better carrier confinement can be retained. This 
approach was attempted at UCSB using an argon implant. The effect of this implant was 
to increase device-to-device resistance by a factor of about 8-104. Thus there was still
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significant leakage around the periphery of the devices, and they showed poor pinch-off 
characteristics. We have conducted some preliminary implant studies as well here and 
have been able to increase resistance by a factor of 300 by using Xenon. Figure 12 shows 
the resistance of the device material before and after Xenon implant.
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Figure 12. Implant isolation of InAs channel device
If this resistance increase can be improved upon this may be a promising solution 
the reactive AlSb problem. This at first appearance seems an equally good way to test 
where the gate leakage is coming from. However implanted regions are still slightly 
conductive, and the implant mechanism in this case is a damage implant. This would 
tend to confuse the issue further because the implant itself may be responsible for altering 
the upper barrier and contributing to leakage currents. While isolation will be essential 
for fabrication of microwave devices, we believed that is was more important to test the
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integrity of the upper barrier before further developing an implant technology for this 
material system.
Ohmic Formation
Although providing device isolation presents a challenge, ohmic formation to this 
device structure is not a problem due to the small bandgap of InAs. InAs has been widely 
used as a cap layer for HEMTs and HBTs to provide a non-alloyed ohmic contact to the 
device Ohmics are formed simply by depositing metal on the InAs directly. If etching 
down to the InAs proves difficult or undesirable, the metal may be deposited on the 
barrier layer and a ohmic alloy done.
Gate Formation
One of the largest obstacles to developing an InAs FET is the formation of the 
gate barrier for this material system. As discussed earlier, most groups fabricating 
HFETs in this material system report poor gate rectifying characteristics. It is unclear at 
this point whether the leakage is a product of a previous processing step, or the leakage is 
inherent in the device structure as grown. It is the intent of this study to provide a method 
to further isolate the cause of this leakage.
UNISOLATED DEVICE PROCESS
To isolate the cause of poor modulation, the isolation step must be removed from 
the process. It is possible to look at barrier leakage with a simple diode structure which 
requires no isolation. However, the diode structure would tell us little about the barrier’s 
ability to modulate channel charge. Thus the diode should supplemented by an active 
device.
Use of a circular FET or ring-FET similar to those used in the initial fabrication of 
diamond FETs 23, allows us to fabricate an active device capable of pinchoff without an 
isolation step. A typical FET layout would allow current to pass from source to drain due 
to paths around the individual gates (as shown in figure 13). However, unlike a 
conventional FET, all paths from the source to drain of a ring-FET are controlled by a
a) internal b) external (pad)
Figure 13. Source drain conduction paths for a standard FET layout with poor or no 
isolation.
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1
Figure 14. Ring-FET device. All paths from source pad to drain pad are controlled by the 
gate.
Standard FET process
A standard FET process begins with the isolation step. In this step, individual 
devices are isolated from on another by etching active material outside the device area. 
This is followed by deposition of ohmic metal (typically Ni/Ge/Au to form source and 
drain contacts. The sample is them subjected to a alloy which causes the Ge in the ohmic 
metal to react with GaAs and create an ohmic contact. The gate layer is then patterned in 
photoresist With the gate layer patterned, the sample is then etched to lower the 
source/drain current of the device to the desired value before depositing the gate metal 
which is typically Ti/Au. This is sometimes followed by a nitride deposition for 
passivation which covers the active area of the device.
Ring-FET pwcesa
The ring-FET process uses no isolation step. The first step in the ring-FET 
process is ohmic metal deposition. This is followed by a liftoff and alloy. Following the 
alloy, the gate layer is patterned. If a recess is necessary, it is accomplished at this stage. 
Gate metal is then deposited and a liftoff is done. Nitride is the deposited on the entire 
sample. This protects the semiconductor surface from any additional processing steps. 
Holes are opened in the nitride to make contact with the source and drain pads as well as 
the gate. The nitride openings only expose metal in this case. Finally, pad metal is
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deposited on top of nitride and into the hole to allowing probing of the devices. These 
pads are arranged in coplanar layout to allow RF characterization possible. Figure 15 
shows the ring FET with the coplanar pad layout.
RF £50 10
Figure 15. RingFET with coplanar pad layout. Pads are deposited on nitride.
EXPERIMENTAL
Design of mask set
The mask set was designed on a Macintosh Quadra 800 running DW-2000 
software. A special GPE programs was written to create the basic ringfet structure due to 
the complexity of laying out and scaling circular geometries. Appendix X is a listing of 
this GPE program. The program takes a gate width and source-drain spacing and x-y 
location as arguments and then constructs the source and drain pads, the gate, nitride vias 
and final metal connecting the pads to the device terminals. This program was then run 
to layout a variety of device sizes. Both ring (unisolated) FETs and standard FETs were 
implemented in the mask set for comparison. The ring FETs were laid in both 5 pm and 
10 pm source-drain spacings. Both ring FET versions had a gate length of 2 pm. The 
standard FETs had a source-drain spacing of 5 pm and a gate length of 2 pm. An 
isolation mask is included to accommodate the standard FET layout. In addition to active 
devices, a number of process control structures were included in the mask set These 
include Kelvin cross-bridge structures for measuring metal resistivities and critical 
dimensions, a Kelvin TLM for measuring contact resistance, a circular TLM, Kelvin 
contact structure, and various size diodes. To minimize possible leakage, all pad and feed 
metal is designed to be deposited on top of an insulator. Figure 16 contains a view of one 
die of the mask set. This die is repeated for the entire mask. The die size is 3.150 mm by 
3.800 mm allowing approximately 40 die on a typical sample size. (Typical sample size 
is approximately 1/4 of a 2 inch wafer).
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Figure 16. Mask set. Composite of ohmic, gate, nitride via, and pad metal layers.
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Fabrication Qf devkss
Definition of devices is accomplished through a serious of photolithographic and 
metal deposition steps.. A ultra-violet sensitive coating (photoresist) is applied to the 
sample surface. The surface is then exposed to UV light through a mask. The unmasked 
portions of the photoresist are chemically altered by exposure to the light and can be 
washed away using a special developer. The sample can then be exposed to an etchant, 
or metal can be deposited. When the photoresist is removed, the sample will have a 
etched pattern or metal pattern matching that of the mask. It was discovered early in the 
processing of the antimonides that after simply exposing and developing the sample and 
removing the photoresist, an etched pattern appeared on the surface. Further 
investigation revealed that the developer was acting as an etchant for GaSb. This was 
attributed to the sodium hydroxide present in the developer. All our standard developers 
had the same effect on the device samples. The process was then attempted with a 
Polymethylmethacrylate (PMMA) resist that can be developed by a solvent: 
chlorobenzene. Chlorobenzene did not attack the GaSb surface. PMMA was adopted 
for the bottom resist layer in process steps were the semiconductor surface was exposed.
The first step in the unisolated process is the ohmic metal definition. First PMMA 
is spun on the piece at 4000 RPM for 30 seconds. This is followed by a 5 minute bake- 
out on a 200° C hot plate to drive out the solvents in the PMMA. Then Shipley 
Microposit 1400-17 resist is spun on at 4000 RPM for 30 seconds and baked-out for 5 
minutes at 100°C. The piece is then exposed to 12 mW/cm^ of UV-light, centered 
around 320 nm wavelength for 6 seconds. This exposes on the top layer (1400-17) of 
resist. This top layer is developed out using Shipley Microposit 351 developer mixed 1:5 
with DI water for 15 seconds. After inspecting the resulting pattern, the sample is
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subjected to a 200 W oxygen plasma for 4 minutes to remove any remaining 1400-17 and 
expose the underlying PMMA. This is followed by a 200 sec exposure to 35 mW/cm^ 
deep UV light. This exposes the PMMA that is not covered by 1400-17. The PMMA is 
developed out using Chlorobenzene for 60 seconds. The PMMA is intentionally 
overdeveloped to create an “lip” on the photoresist profile. This allows us to deposit 
metal through the opening of the 1400-17 which will not adhere to the sides of the 
PMMA opening. Metal is evaporated on to the sample surface using the following order: 
100 A Nickel, 340 A Ge, 660 A Au, 300 A Ni, 3000 A Au. The sample is then soaked in 
Acetone which dissolves the PMMA and 1400-17. Any metal that was deposited on the 
1400-17 is lifted-off in this process, leaving metal only where the 1400-17 and PMMA 
were removed. The ohmic metal was then alloyed at 250°C for 30 sec.
The gate metal definition proceeded in the same fashion. PMMA and 1400-17 
were spun-on the sample. The top-layer was exposed to UV-light through the gate level 
mask after aligning to registration marks defined in the ohmic metal layer. After the top 
layer resist was developed, the PMMA was exposed and developed using the top-layer 
resist as a mask. For the standard MESFET material, a gate recess was performed at this 
step. The sample was repeatedly etched using F^PO^H^C^F^O (3: 1: 100) until the 
source drain current was reduced to approximately 400 ma/mm. Gate metal (200 A Ti, 
3000 A Au) was then deposited and lifted-off in unexposed regions on both samples.
Some initial tests were then conducted on devices that had pad metal incorporated 
into the gate and source drain metal. Following these tests, nitride was deposited in a 
Plasma Enhanced Chemical Vapor Deposition (PECVD) system at 240° C. The nitride 
thickness was approximately 2000 A. Hexamethyldisilazane (HMDS) was then spun on 
the sample at 4000 RPM for 30 sec to aid in the adherence of the photoresist to the 
nitride. The 1400-17 resist was then spun at 4000 RPM for 30 seconds and baked-out at 
100°C for 5 min. The piece was aligned to the ohmic layer and the resist was exposed 
and developed. The nitride was then etched using Reactive Ion Etching (RIE) with a
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Freon-14 and Oxygen mixture. Following the etch, the photoresist was stripped and the 
nitride vias inspected.
The final step was to define metal pads and interconnects for probing the devices. 
The pads themselves were defmed on top of the nitride layer with the interconnects 
running into the nitride vias to make contact with the devices. The photoresist 
application was identical to the first two metal steps, using PMMA and 1400-17 to define 
the pattern. The mask was aligned to the ohmic layer. The metal layer was identical to 
the gate layer (200 A Ti, 3000 A Au). This completed the device fabrication. Following 
fabrication the devices were tested under DC and RF conditions.
DC Characterization
Device performance was evaluated by using a fixed drain bias and sweeping the 
gate voltage. The corresponding change in drain current was measured and the device 
transconductance as a function of gate voltage was calculated.
In addition, a family of curves was taken for each device. The drain voltage is swept 
from 0.0 to 3.00 volts for the standard MESFET material, while the gate voltage is kept 
constant. After the source drain sweep, the gate voltage is stepped, and the drain sweep 
repeated, measuring drain current at each sweep point. It was discovered during initial 
testing of the InAs channel devices that operation in the impact ionization region 
degraded the devices. Impact ionization occurs at approximately 1000 kV/cm in InAs. 
Thus, for a 10 pm source-drain spacing, impact ionization would occur at 1 volt 
assuming a uniform field in the channel. The actual value is most likely smaller than 1 
volt due to the expected non uniform fields in a FET device. The drain voltage is kept to 
0.75 maximum to avoid the impact ionization region. In an attempt to explain large
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differences in transconductance and cutoff frequency values, the source-drain and source 
resistance values were also measured for the devices. The source-drain resistance was 
measured by measuring the resistance of the device with 0.05 volts applied to the drain 
and the source grounded. The source resistance measurement followed that described in 
Reference 24.
Microwave Characterization
Scattering parameters were measured from 1 to 40 GHz in 1 GHz steps. The MESFET 
sample was tested from 0.05 to 4.05 GHz in 0.1 GHz steps as well. The h21 parameter 
was calculated from the s-parameters using the following relationship
(1 SnXl + ^ + ^l
the value Ih21 was then plotted vs. frequency. The frequency at which Ih21 dropped 
to 0 dB was determined to be ft - the unity cutoff frequency.
ANALYSIS OF RESULTS
MESFET Sample
To ascertain the limitations of the mask set, the ring FET mask was used to 
fabricate devices on a standard MESFET sample. The MESFET sample consisted of 
2500 A of GaAs doped to 2.0E17 cm3 with Silicon grown by MBE on a semi-insulating 
GaAs substrate. The gate level on the MESFET sample was slightly over-developed, 
resulting in a gate length of approximately 2.2 |im. DC and RF measurements of the 
MESFET sample were taken for both the standard FET layout and the ring FET layout. 
Figures 16 and 17 shows a family of curves and gm vs. gate voltage curve for the standard 
FET without isolation. Although a great deal of leakage is eliminated by putting pad 
metal on top of nitride, the standard FET structure still fails to pinch-off as expected due 
to leakage paths around the gate. Figures 18 and 19 show the same set of curves for an 
equivalent size ring-FET without isolation. As is evident from the data, the ring FET is 
capable of depleting all paths from source to drain in the device.
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Family of Curves
Figure 17. Family of Curves for a standard FET device using GaAs MESFET structure 
with no isolation.
Figure 18. Transconductance and drain current vs. gate voltage for a standard FET device 
using GaAs MESFET structure.
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Figure 19. Family of Curves for a ring FET device using GaAs MESFET structure with 
no isolation.
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Figure 20. Transconductance and drain current vs. gate voltage for a ring FET device 
using GaAs MESFET structure.
RF performance with this mask set was poor. This was expected due to the large 
pad capacitance. Figure 20 displays the unity cutoff frequency verses transconductance 
for the measured MESFET devices. According to the following equation
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2*c,.
the cutoff frequency should be proportional to the device transconductance. These is 
clearly observed in the measurement. However, the results are divided into six distinct 
groups. These are groups are indicated by their different markers in figure 20.
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Figure 21. Gm vs. Ft for MESFET devices 
The groups represent different device geometries as labeled next to each group.
(W=gate width in pm, SD=source-drain spacing in pm). The lower performance of the 
devices with source-drain spacings of 10 pm is attributed to the higher source resistance. 
The measured source resistance for these devices is shown in Figure 21. The larger 
source resistance results in a lower extrinsic transconductance according to the equation:
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While this explains the difference between the 5 pm and 10 pm source-drain 
devices, it does not account for the differences between the 250 pm, 100 pm and 50 pm 
devices. Cutoff frequency should not scale with device size when intrinsic capacitance is 
dominant. Absolute transconductance scales directly with device size. This is true also of 
gate to source capacitance. Under normal conditions, these scaling effects cancel out. 
However, when there is a large parasitic pad capacitance contributing to CgS, a ft 
dependence on device size is observed.25 In order to determine this capacitance, total 
gate-source capacitance vs. gate width was plotted as shown in figure 22. Gate-source 
capacitance is calculated from measured transconductance and ft using the following 
equation:
8m
2nft
The resulting slope gives us the normalized gate capacitance (pf/pm). The intercept 
gives us the pad capacitance. Typical values for normalized gate capacitance for a 2 pm 
gate is approximately 0.001 pf/pm to 0.003 pf/pm. A typical pad capacitance can range 
from 0.005 to 0.020 pf. Taking the slope of the line for the ring-FET layout the gate 
capacitance is approximately 0.002 pf/pm for both the standard layout and the ring 
layout. The pad capacitance, however, ranges from 0.450 to 0.650 pf. This is 
approximately 30 times larger than that of a standard isolated FET. This extra pad 
capacitance contributes to the poor RF performance of the devices. Subtracting this pad 
capacitance from the values and substituting back into the equation for ft the values 
become approximately 5 GHz much closer to expected values for a 2.0 pm GaAs 
MESFET.
40
Source Resistance (Ohms . mm)
Figure 22. Source resistance for different ring FET geometries (W=gate width, 
SD=source drain spacing in pm)
Gate-Source Capacitance vs Gate Width
Width (|im)
Figure 23. Extraction of gate pad capacitance for unisolated structure.
InAs FET DC performance
After verification this method using a standard MESFET structure, the fabrication 
steps were repeated for an InAs structure. The material structure used is shown in figure
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24. Modulation of the channel is the main concern in fabricating an InAs device. As 
mentioned earlier, many reasons for excess gate leakage have been speculated for these 
devices. As shown in Figure 25, even using the ring FET structures, gate leakage 
continues to be a problem. Although the all the ring structures on the MESFET sample 
show complete pinch-off, none of the InAs ring FETs pinch-off completely. Over 900 
devices were tested on the InAs channel material. Figure 26 shows a histogram of the 
percentage of pinchoff achieved for the devices tested. The majority of tested devices 
showed little to no modulation. Of those that showed modulation, the pinchoff 
percentage varied widely as shown in Figure 26. The best pinch-off achieved was 
approximately 85% by a 100 pm ring FET with 10 pm source-drain spacing. A family of 
curves and a plot of transconductance vs. gate voltage are shown in Figures 27 and 28 for 
one of the InAs channel devices.
GaSb 100 A Cap Layer
AlSb 150 A Upper Barrier
InAs 150 A Channel
AlSb 3 pm Lower Barrier 
Buffer
GaAs SI substrate
Figure 24. InAs device structure
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Figure 26. Percent pinchoff of InAs channel devices (912 devices total) 
Transconductance as high as 140 ms/mm was achieved, despite the excess gate
leakage. This is 2.3 times larger than the MESFET sample with a maximum 
transconductance of 60 ms/mm falling short of the theoretical 8 times increase.
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Figure 27. Family of curves for an InAs channel Ring-FET device.
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Figure 28. Transconductance and drain current vs. gate voltage for a InAs Ring-FET 
device.
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RF performance
As discussed previously the RF performance of devices fabricated with this 
method is degraded due to a extremely large pad capacitance. The best FETs on the 
sample gave an uncorrected ft of approximately 10 GHz. This is almost 9 times better 
than the uncorrected MESFET ft and close to the theoretical increase in performance. 
However, the pad capacitance associated with the unisolated InAs channel material are 
expected to differ from those of the MESFET material. This value could not be extracted 
in the same manner as the MESFET material due to the low yield and large variation in 
performance of the working InAs devices.
CONCLUSIONS AND RECOMMENDATIONS
Conclusions
Gate leakage and poor channel modulation continues to be a major problem in this 
material system even when care is taken to leave the material unaltered during the 
fabrication process. Since the process used in this study involves no etching, all metal 
makes contact to the top surface only. Additionally, no AlSb is exposed during the 
process. Thus, parasitic conduction as a result of AlSb reaction with water-vapor cannot 
be the cause. Finally, since gate metal is deposited only on the top layer of the device, 
gate metal cannot be in direct contact with the channel. Therefore it is very unlikely that 
the gate leakage is a product of a device processing problem. This would lead us to 
believe the problem is inherent to the material as grown. While this is a large step in 
understanding modulation and gate leakage in these devices, it still leaves many 
unanswered questions about why the material is not providing an adequate gate barrier. 
The upper barrier may be inadequate due to poor material quality. This would be 
consistent with some researchers belief that excess leakage was caused by “isolated 
defects acting as filamentary shorts between the two-dimensional electron gas and the 
metallic gate”.26 Another mechanism may be trap-assisted tunneling of electrons through 
the barrier. Yet another could be a more fundamental problem. Diffusion of holes 
generated in the channel into the upper barrier may be recombining with electrons at the 
gate. In this case even a high quality AlSb barrier would not be adequate as the valence 
band line-up with InAs does not provide a barrier for holes.
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Summary
In summary, we have developed a method of fabricating active devices on 
AlSb/InAs structures without exposing the reactive material layers of the device. With 
this method we are able to evaluate the barrier material with respect to gate current 
leakage and channel current modulation. The results suggest that the material used in this 
study did not provide an adequate gate barrier to suppress gate leakage and to pinchoff 
the channel current. It was also determined that while this process provides a good 
evaluation of the DC potential of device structure under question, the large pad 
capacitance associated with unisolated material precludes an accurate RF
characterization.
Further work
Material Growth Variations
Much further work must be done to solve problems with this material system. 
This fabrication method will allow us to explore different material growth techniques as 
well as variations on the material structures. Such variations may include an attempt at 
an improved buffer layer which may lead to higher quality layers. Buffer growth 
conditions and thickness can be varied in an attempt to reduce the number of growth 
defects appearing in the device layers. If the barrier leakage is due to defects in the 
material, this approach could have a significant impact. Another approach is to alter the 
upper barrier composition. Adding a small amount of Arsenic to the upper barrier 
composition has been implemented by many groups to improve the barrier layer, 
although the role of the Arsenic has not been fully investigated. The fabrication 
technique used in this study would lend itself well to an investigation of gate leakage and 
channel modulation as a function of Arsenic content in the upper barrier.
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Other InAs devices
Other directions for this technology are possible. One approach would be to 
explore alternative barrier layers for the InAs. Removing antimony from the structure 
would eliminate many of the problems associated with this technology. One group 
reported the use of InAlAs as a barrier layer 27. The advantage of using an arsenide based 
technology is that it's growth is well-established. The arsenide based technology would 
not be sensitive to source shuttering during growths at the interface as is the case with 
InAs/AlSb. In addition, InAlAs does not have the rapid oxidation problem that AlSb 
has. Using InAlAs introduces other problems, however. InAlAs diverges from the lattice 
constant of InAs very quickly with increasing A1 content. Using Ino.52Alo.48As it was 
found that only 30A of high quality InAs could be grown. 27
APPENDICES
APPENDIX A: Listing of GPE program for automated layout out of RingFEX
monadic procedure rfet arg
local radius; gap; nsegs; cp; fir; sd; odim; dlr; nhr 
local qcircle; ql; q2; q3 ; q4;q5;q6;q7 
local dim; sang; sang2; gw; radius2; gl; gf 
local eang; eang2; bsegs; bx
local sms; sa; gtl; nts; ngd; fgd; ss
\ DESIGN RULES 
nsegs := 60 
gw := arg[l] 
sd := arg [2]
\ number of segments per arc 
\ gate width (supplied by user)
\ source-drain spacing (supplied by user)
sa :=45 \ angle of source feed
gl := 1 \ gate length
gf := 5 \ gate feed width
gtl := 5 \ gate tab length
gap := sd + gf - gl \ gap in source (allows feed to enter)
radius := (ceiling(2*(gw/(2*3.14159)-sd/2)))Z2 
\ radius of drain circle
odim := radius*2 min 20 \ width of source ring
ss := radius-ceiling(sqrt(5*gw/3.14159))
dlr := 1 max (ss - 1)
nhr := 2 max ss \ design rule for nitride hold to drain metal
sms := 1 \ source feed to source metal
nts := 2 \ nitride to source metal
ngd := 1 \ nitride to gate tab design rule
fgd := 0 \feed to gate tab design rule
bx := (nts + ceiling(sqrt(8*gw)))/2 max odim \source via size
cp := coordinput"RFET center point"
\ CREATE SOURCE
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sang := 180 - arcsin(gap/(2*(radius+sd+odim))) \starting angle for outside circle 
eang := arctan(bx/2/(bx/2+radius+sd)) + 90 
eang := 90 + arcsin(bx/(2*(radius+sd+odim)))
bsegs := ceiling((eang-sang)/360 * nsegs) \ number of segments to use 
qcircle := ((eang-sang)/bsegs)*iota(0,bsegs) 
qcircle := qcircle + sang
qcircle := transpose((radius+sd+odim) ,[1] qcircle)
ql := cartesian qcircle
q2 := (2 2 reshape (-bx/2 , bx+radius+sd , bx/2 , bx+radius+sd))
eang := 180-eang
eang2 := -eang
bsegs := ceiling((eang2-eang)/360 * nsegs)
qcircle := ((eang2-eang)/bsegs)*iota(0,bsegs)
qcircle := qcircle + eang
qcircle := transpose((radius+sd+odim) ,[1] qcircle)
q3 := cartesian qcircle
q4 := (2 2 reshape (bx/2, -bx-radius-sd, -bx/2, -bx-radius-sd))
eang := eang+180
sang := 360-sang
bsegs := ceiling((sang-eang)/360*nsegs)
qcircle := ((sang-eang)/bsegs)*iota(0,bsegs)
qcircle := qcircle + eang
qcircle := transpose((radius+sd+odim) ,[1] qcircle)
q5 := cartesian qcircle
sang2 := -180 + arcsin(gap/(2*(radius+sd)))
bsegs := ceiling((-sang2-sang2)/360 * nsegs)
qcircle := ((-sang2-sang2)/bsegs)*iota(0,bsegs)
qcircle := qcircle + sang2
qcircle := transpose ((radius+sd) ,[1] qcircle)
q6 := cartesian qcircle
fr := ql ,[1] q2 ,[1] q3 ,[1] q4 ,[1] q5 ,[1] q6 
fr := fr + cp
fr := polynormalize polyclose fr
layer 51
boundary
straight
cefr
put
\ CREATE DRAIN
qcircle :=(360/(nsegs*2))*iota(0,nsegs*2) 
qcircle := transpose (radius ,[1] qcircle) 
ql := cartesian qcircle
fr := ql+cp
cefr
put
\ CREATE GATE
radius2 := (radius+(sd/2)-(gl/2))
qcircle :=(360/(nsegs))*iota(-nsegs/2,nsegs/2)
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qcircle := transpose (radius2 ,[1] qcircle)
ql := cartesian qcircle
radius2 := (radius+(sd/2)+(gl/2))
qcircle :=(360/(nsegs))*iota(nsegs/2,-nsegs/2)
qcircle := transpose (radius2 ,[1] qcircle)
q2 := cartesian qcircle
fr:=ql,[l] q2
fr := fr + cp
fr := polynormalize polyclose fr
layer 52
boundary
straight
cefr
put
\ CREATE GATE FEED
ql := -radius2+gl
q2 :=gf/2
fr := (4 2 reshape (ql, q2, ql, -q2 , ql-gtl, -q2, ql-gtl, q2))
fr := fr + cp
fr := polynormalize polyclose fr
layer 52
boundary
cefr
put
\ CREATE GATE FEED VIA
ql := -radius2+gl-ngd
q2 := gf/2-ngd
fr := (4 2 reshape (ql, q2 , ql, -q2 , ql-gtl+2*ngd , -q2 , ql-gtl+2*ngd, q2)) 
fr := fr + cp
fr := polynormalize polyclose fr
layer 55
boundary
cefr
put
\ CREATE GATE FEED
ql := -radius2+gl-fgd
q2 := gf/2-fgd
fr := (4 2 reshape (ql , q2 , ql , -q2 , -87.5 , -q2 , -87.5 , q2))
fr := fr + cp
fr := polynormalize polyclose fr
layer 53
boundary
cefr
put
\ CREATE SOURCE VIAS
ql := (4 2 reshape (-bx/2+nts, radius+sd+nts , -bx/2+nts , radius+sd+bx-nts, bx/2-nts, 
radius+sd+bx-nts, bx/2-nts, radius+sd+nts))
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fr := fr + cp
fr := poiynormalize polyclose ql
layer 55
boundary
cefr
put
ql := (4 2 reshape (-bx/2+nts , -radius-sd-nts, -bx/2+nts , -radius-sd-bx+nts, bx/2-nts, -radius-sd- 
bx+nts, bx/2-nts , -radius-sd-nts))
fr := fr + cp
fr := poiynormalize polyclose ql
layer 55
boundary
cefr
put
\ CREATE SOURCE LINES
ql := (4 2 reshape (-bx/2+sms, radius+sd+bx-sms , -bx/2+sms, radius+sd+sms, bx/2-sms, 
radius+sd+sms , bx/2-sms, radius+sd+bx-sms))
q2 := (tan(sa)*(87.5-(radius+bx-sms)))
q3 := (2 2 reshape (q2+bx/2,87.5 , -q2-bx/2,87.5))
fr:=ql ,[1] q3
fr := fr + cp
fr := poiynormalize polyclose fr
layer 53
boundary
cefr
put
ql := (4 2 reshape (-bx/2+sms, -radius-sd-bx+sms, -bx/2+sms, -radius-sd-sms , bx/2-sms , 
-radius-sd-sms , bx/2-sms, -radius-sd-bx+sms))
q2 := (tan(sa)*(87.5-(radius+bx-sms)))
q3 := (2 2 reshape (q2+bx/2, -87.5 , -q2-bx/2, -87.5))
fr:=ql ,[1] q3
fr := fr + cp
fr := poiynormalize polyclose fr
layer 53
boundary
cefr
put
\ DRAIN LINE
qcircle := ((180/nsegs)*iota(0,nsegs)) + 90
qcircle := transpose(radius-dlr, [1] qcircle)
ql := cartesian qcircle
q2 := (2 2 reshape (87.5 , -radius+dlr, 87.5 , radius-dlr))
fr:=ql,[l]q2
fr := fr + cp
fr := poiynormalize polyclose fr
layer 53
boundary
ce fr
put
52
\ DRAIN NITRIDE HOLE
qcircle :=(360/(nsegs*2))*iota(0,nsegs*2) 
qcircle := transpose (radius-nhr ,[1] qcircle) 
ql := cartesian qcircle
fr := ql+cp
layer 55
ce fr
put
endsub
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